Chapter 3 **Machine-Level Programming II** (Sections 3.4 - 3.9)

with material from Dr. Bin Ren, College of William & Mary

## Outline


#### Introduction of IA32

#### IA32 operations

- Data movement operations
- Stack operations and function calls
- Arithmetic and logic operations Compare and jump operations
- Instruction encoding format
- Array and structures allocation and access

#### **RISC** instruction sets

- Reduced Instruction Set Computer Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)
- Fewer, simpler instructions
  - Might take more to get given task done
  - Can execute them with small and fast hardware
- Register-oriented instruction set
  - Many more (typically 32) registers
  - Use for arguments, return pointer, temporaries
- Only load and store instructions can access memory Similar to Y86 mrmovl and rmmovl
- No Condition codes
  - Test instructions return 0/1 in register



# **RISC and CISC**

#### Which is IA32?

- Which is Y86?
  - Includes attributes of both. CISC
    - Condition codes


    - Variable length instructions Stack intensive procedure linkages
  - RISC
    - Load-store architecture
    - Regular encoding
- Which is better: RISC or CISC?

#### Compare Y86 and IA32

#### Y86 is:

- Little endian
- Load/store
  - Can only access memory on read/write
  - On move statements in Y86 (mrmovl/rmmovl)
- Combination of CISC and RISC
- Word = 4 bytes
- IA32 is:
- Little endian
- NOT load/store
- Byte (1 byte), word (2 bytes), long (4 bytes)

#### C program to IA32 and Y86 Computes the sum of an integer array ASSEMBLY COMPARISON ON NEXT SLIDE int Sum (int \*Start, int Count) Why not using array indexing (i.e. subscripting)? int sum = 0: No scaled addressing modes in Y86 while (Count) { Uses stack and frame pointers sum += \*Start; Start++: For simplicity, does not follow IA32 convention of Count --; having some registers designated as callee-save registers (convention so adopt or ignore as we please) } }



## **CHAPTER 3.2 Program Encodings**

- GOAL → examine assembly code and map it back to the constructs found in high-level programming languages
  - %gcc −O1 −m32 −S code.c → code.s
- %more code.s
  - Runs the compiler only
  - -S options = generates an assembly (.s) file
  - -O1 is an optimization level
  - All information about local variables names or data types have been stripped away
     Still see global variable "accum"
     Compiler has not yet determined where in memory this variable will be stored
- Sec −01 −c −m32 code.c → code.o

#### %objdump –d code.o

- -c compiles and assembles the code
- Generates an object-code file (.o) = binary format
- DISASSEMBLER re-engineers the object code back into assembly language
- %uname –p
- -m32 is a gcc option to run/build 32-bit applications on a 64-bit machine

#### Machine code vs C code

#### Program Counter (PC)

- Register %eip (X86-64)
  - Address in memory of the next instruction to be executed

#### Integer Register File

- Contains eight named locations for storing 32-bit values
  - Can hold addresses (C pointers) or integer data
- Have other special duties

# Condition Code registers Hold status information

- About arithmetic or logical instruction executed
- CF (carry flag)
  - OF (overflow flag)
  - SF (sign flag)
  - ZF (zero flag)
- Floating point registers

# Machine Instruction Example

<ul> <li>C code</li> <li>Add two signed integers</li> </ul>	int $t = x + y;$
Action Assembly	addl 8(%ebp),%eax
<ul> <li>Add 2 4-byte integers</li> <li>Operands</li> </ul>	
<ul> <li>X: register %eax</li> </ul>	
<ul> <li>Y: memory M[%ebp+8]</li> </ul>	
<ul> <li>T: register %eax</li> </ul>	
<ul> <li>Return function value in %eax</li> </ul>	
Object code	03 45 08
<ul> <li>3 byte instruction</li> </ul>	
Stored at address: 0x???????	

32-bit address bus normal physical address space of addresses ranging continuously f Complex instruction set (CISC	rom 0 to 0xFFFFFFFF			
Data formats 🗲	C Declaration	Suffix	Name	Size
<ul> <li>Primitive data types of C</li> </ul>	char	В	BYTE	8 bits
<ul> <li>Single byte suffix</li> </ul>	short	w	WORD	16 bits
denotes size of operand	int	L	LONG	32 bits
<ul> <li>No aggregate types</li> <li>Arrays, structures</li> </ul>	char * (pointer)	L	LONG	32 bits
Registers	float	s	SINGLE	32 bits
<ul> <li>six (almost) general purpose 32-t</li> <li>%eax, %ebx, %ecx, %edx, %esi, '</li> <li>two specialty → stack pointer an</li> <li>%esp, %ebp</li> </ul>	%edi	:		
<ul> <li>Float values are in different regis         <ul> <li>a floating-point processing unit</li> </ul> </li> <li>sallaron. Computer Systems: A Programmer's Perspective. This</li> </ul>	(FPU) with eight 80-bit w	ide register	s: st(0) to st(	7)

## Outline

- Introduction of IA32
- IA32 operations
  - Data movement operations
  - Stack operations and function calls
  - Arithmetic and logic operations
  - Compare and jump operations
- Instruction encoding format
- Array and structures allocation and access

# **Operand Specifiers**

- Source operand Constants, registers, or memory **Destination operand**  Registers or memory CANNOT DO MEMORY-MEMORY TRANSFER WITH A SINGLE INSTRUCTION 3 types of operands
  - Immediate for constant values
  - Register
  - Memory

#### **Operand Combinations example**

Source	Dest	Src,Dest*	C analog
Immediate	Register	movl \$0x4, %eax	temp = 0x4;
Immediate	Memory	movl \$-147, (%eax)	*p = -147;
Register	Register	movl %eax, %edx	temp2 = temp1;
Register	Memory	movl %eax, (%edx)	*p = temp;
Memory	Register	movl (%eax), %edx	temp = *p;

- Each statement should be viewed separately.
  REMINDER: cannot do memory-memory transfer with a single instruction.
  The parentheses around the register tell the assembler to use the register as a
- pointer.


#### **Addressing Modes** Examples on next slide An addressing mode is a mechanism for specifying an address. Immediate Register . Memory Absolute specify the address of the data Indirect use register to calculate address Base + displacement - use register plus absolute address to calculate address Indexed Indexed » Add contents of an index register


Scaled index » Add contents of an index register scaled by a constant


	Operand	Value	Comment
0xFF	%eax	0x100	Register
0xAB	0x104	0xAB	Absolute Address - memory
0x13	\$0x108	0x108	Immediate
0x11	(%eax)	0xFF	Address 0x100 - indirect
	4(%eax)	0XAB	Address 0x104 - base+displacement
Value	9(%eax,%edx)	0X11	Address 0x10C - indexed
0x100	260(%ecx,%edx)	0X13	Address 0x108 - indexed
0x1	0xFC(,%ecx,4)	0XFF	Address 0x100 - scaled index*
0x3	(%eax,%edx,4)	0X11	Address 0x10C - scaled index*
	0xAB 0x13 0x11 <b>Value</b> 0x100 0x1 0x3	bx104         bx104           bx13         \$0x108           0x11         (%eax)           4(%eax)         4(%eax)           0x100         260(%ecx,%edx)           0x100         DxFC(,%ecx,4)           0x3         (%eax,%edx,4)	DxAB         Dx104         DxAB           Dx13         \$0x108         Dx108           Dx11         (%eax)         DxFF           4(%eax)         DXAB         9(%eax,%edx)         DX11           Dx100         0x60(%ecx,%edx)         DX11         0x100           Dx10         DxFC(,%ecx,4)         DX13         DXF1


# **Operand addressing example EXPLAINED**

Address	Value	Operand	Value	Comment
0x100	0xFF	%eax	0x100	Value is in the register
0x104	0xAB	0x104	0xAB	Value is at the address
0x108	0x13			Value is the value (\$ says "I'm an
0x10C	0x11	\$0x108	0x108	immediate, i.e. constant, value")
				Value is at the address stored in the
Reaister	Value	(%eax)	0xFF	register → GTV@(reg)
%eax	0x100	4(%eax)	0XAB	GTV@(4+ reg)
%ecx	0x100	9(%eax,%edx)	0X11	GTV@(9 + reg + reg)
%edx	0x3	260(%ecx,%edx)	0X13	Same as above; be careful, in decimal
[/0eux	UNJ	0xFC(,%ecx,4)	0XFF	GTV@(0xFC + 0 + reg*4)
		(%eax,%edx,4)	0X11	GTV@(reg + reg*4)
access FYI: las	ing memo st two, the : Do not p	ry 3 <sup>rd</sup> value in () is the scaling	factor whic	set the value at the address; because you are h must be 1, 2, 4 or 8 are addressing indexes, only when they are










#### Procedure calls

#### The machine uses the stack to


- Pass procedure arguments
- Store return information
- Save registers for later restoration
- Local storage
   Stack frame
  - Stack frame
  - Portion of the stack allocated for a single procedure call
  - The topmost stack frame is delimited by two pointers
    - Register %ebp the frame/base pointer
    - Register %esp the stack pointer
      - Can move while the procedure is executing HENCE
      - MOST INFORMATION IS ACCESSED RELATIVE TO THE FRAME/BASE POINTER
      - Indicates lowest stack address i.e. address of top element



#### Procedure call and return

#### Call instruction

- Has a label which is a target indicating the address of the instruction where the called procedure (the callee) starts
  - Direct or indirect label Push a return address on the stack
  - Push a return address on the stack
     the address of the instruction immediately <u>following the call</u> in the (assembly) program
  - (assembly) program Jump to the start of the called procedure
- Return instruction
  - Pops an address off the stack
  - Jumps to this location
  - FYI: proper use is to have prepared the stack so that the stack pointer points to the place where the preceding call instruction stored its return address
- Leave instruction is equivalent to:
  - movl %ebp, %esp
  - popl %ebp



#### **Register usage conventions** int P(int x) Program registers are a shared resource One procedure is active at a given time . int y=x\*x; Don't want the callee to overwrite a value the int z=Q(y); caller planned to use later return y+z; BY CONVENTION/PROTOCOL } "Caller-save" registers: %eax, %edx and %ecx 1. The caller, P, can When Q is called by P, it can overwrite these registers without destroying any data required by save the value y. 2. P can store the Ρ "Callee-save" registers: %ebx, %esi and %edi value in a callee- Contensave registers, webw, west and wear Q must save these values on the stack before overwriting them, and restore them before returning %ebp and %esp must be maintained save register (saved and restored).


Register %eax is used for returning the value from any function that returns an integer or pointer.

Swap example		REMINDER: we use pointers so can pass address since can't pass values back outside of the function		
void swap(int *xp, int *y { int t0 = *xp; int t1 = *yp; *xp = t1; *yp = t0; } //codeswap.c Register Value %edx xp %ecx yp %ebx t0 %eax t1	swap: p) pushi movi movi movi movi movi movi movi mov	Setup/prologue       %ebp %ebx       Body 12(%ebp), %edx (%edx), %ebx       %ebp, %edx 12(%ebp), %ecx (%edx), %ebx       %ebx, (%edx)       %ebx, (%edx)       %ebx       Finish/epilogue		

Understar	nding Sv	wар		
%eax         456           %edx         0x124           %ecx         0x120	456 123	123 456	Address 0x124 0x120 0x11c 0x118	pushl %ebp movl %esp, %ebp pushl %ebx
%ebx         123           %esi	Offset yp 12 xp 8 4 %ebp → 0 -4	0x120 0x124 Rtn adr old %ebp old %ebx	0x114 0x110 0x10c 0x108 0x108 0x104 0x100	<ol> <li>Move 0x124 to %edx</li> <li>Move 0x120 to %ecx</li> <li>Move 123 to %ebx</li> <li>Move 456 to %eax</li> <li>Move 456 to M[0x124]</li> <li>Move 123 to M[0x120]</li> </ol>
<pre>movl 8(%ebp), % movl 12(%ebp), movl (%edx), %e movl (%ecx), %e movl %eax, (%ed movl %ebx, (%ec</pre>	<pre>%ecx # ecx bx # ebx ax # eax x) # *xp</pre>	= yp = *xp (t0 = *yp (t1 = t1		popl %ebx popl %ebp ret

29

Example procedure call int swap_add(int *xp, int *yp) { int = *xp; int = *xp; int = *yp; *xp = y; yp = x; return x*y;	caller: pushi movi subi movi leal movi cali movi cali movi subi imuli leave	%ebp %esp, %ebp \$24, %esp \$534, -4(%ebp) \$1057, -8(%ebp), %eax %eax, (%esp) -4(%ebp), %eax %eax, (%esp) swap, add -4(%ebp), %edx -8(%ebp), %edx -8(%ebp), %edx	swap_ade pushi movi movi movi movi movi movi movi leal popi popi ret	%ebp %esp, %ebp %ebx 8(%ebp), %ebx
, int caller() { int arg1 = 534; int arg2 = 1057; int sum = swap_add(&arg1,&arg2); int diff = arg1 - arg2; return sum diff; // callswap.c and figure 3.23 and O'balance consets factom. A Programme's hence	ret			




#### Recursion

# Definition:

In order to understand recursion, you must understand recursion


Page 3 DEPARTMENT	COURSE	DESCRIPTION	PREREQS
COMPUTER SCIENCE	CP5C 432	INTERMEDIATE COMPLER DESIGN, WITH A FOCUS ON DEPENDENCY RESOLUTION.	CPSC 432
	Concertioner	with the columns amount	
it and O'Hallaron. Computer Systems: A B	Drogrammer'r Derroe-tiue	Third Edition	




### Outline

#### Introduction of IA32

- IA32 operations
  - Data movement operations
  - Stack operations and function calls
  - Arithmetic and logic operations
  - Compare and jump operations
- Instruction encoding format
- Array and structures allocation and access






#### **Unary and Binary operations** Unary ADDRESS VALUE Single operand serves as both source and destination REGISTER VALUE 0x100 0xFF 0x100 %eax Register or memory location 0x104 0xAB Similar to C ++ and operators %ecx 0x1 0x108 0x13 0x10C 0x11 %edx 0x3 Binary Second operand is both source and destination DESTINATION VALUE INSTRUCTION Thus cannot be an immediate value Can be memory or addl %ecx, (%eax) 0x100 0x100 subl %edx, 4(%eax) 0x104 0xA8 register imull \$16,(%eax,%edx,4) 0x10C 0x110 First operand can be immediate, memory, or incl 8(%eax) 0x108 0x14 register decl %ecx %ecx 0x0 Reminder: both cannot be subl %edx, %eax 0xFD memory %eax Similar to C operations such as x += y

# Shift operations Shift amount given in first operand Coded as a single byte Only shift amounts between 0 and 31 possible Only low order 5 bits are considered Only low order 5 bits are considered Only low order 5 bits are considered Inmediate value or in the single byte register element %cl (unusual!) Alue to shift in second operand Arithmetic and logical Left shifts behave the same, though Zero fill sign extend (arithmetic) zero fill (logical)

## Discussion

- Instructions work for unsigned or two's complement arithmetic
  - Except right shift
- Makes 2's comp arithmetic the preferred way to implement signed integer arithmetic





#### Outline

- Introduction of IA32
- IA32 operations
  - Data movement operations
  - Stack operations and function calls
  - Arithmetic and logic operations
  - Compare and jump operations
- Instruction encoding format
- Array and structures allocation and access

# **Overview of Compare and Jump**

- Introduction with some examples
- Conditional codes & how to set CC
- How to use CC
- Control structures in assembly code





Condition Code Flags		
EXAMPLE: t = a + b		
a (= 1011) + b (= 1000) = 1 0011		
CF set when:	// unsigned overflow	
<ul> <li>unsigned t &lt; unsigned a</li> </ul>		
reminder: only positive values		
carry-out == 1		
<ul> <li>How about unsigned sub: t = a - b</li> </ul>	, a < b, borrow == 1	
ZF set when: t == 0	// zero	
SF set when: t < 0	// negative	
OF set when:	// signed overflow	
(a<0 == b<0) && (t<0 != a<0)		
<ul> <li>(a&lt;0 &amp;&amp; b&lt;0 &amp;&amp; t&gt;=0)    (a&gt;0</li> </ul>	&& b>0 && t<0)	

## Technically...

Arithmetic and logical operators set the EFLAGS .

Inst	ruction	Effect	Description	
leal	S,D	&s> D	load effective address	Leal does not alter any condition codes
				(since intended use is address computations
INC	D	D+1> D	increment	- pg. 420)
DEC	D	D-1> D	decrement	pg. +20)
NEG	D	-D> D	negate	
NOT	D	~D> D	complement	Logical operations carry and overflow flags
				are set to 0 (ex. XOR pg. 845)
ADD	S, D	D + S> D	add	
SUB	S, D	D - S> D	subtract	Shift operations, the carry flags is set to the
IMUL	S, D	D*S>D	multiply	last bit shifted out; the overflow flag is set to
XOR	S, D	D ^ S> D	exclusive-or	
OR	S, D	D   S> D	or	0 (pg. 741)
AND	S, D	D & S> D	and	
				INC/DEC set overflow and zero flags; and
SAL	k, D	D << k> D	left shift	leave carry flag unchanged.
SHL	k, D	D << k> D	left shift (same as SAL)	····· ; ···; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ····; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ···; ··; ···; ···; ···; ···; ···; ···; ···; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··; ··
SAR	k, D	D >> k> <sub>A</sub> D	arithmetic right shift	* Check ISA manual
SHR	k, D	D >> k>L D	logical right shift	oneokio/rinandai

#### **Compare instruction**

- These instructions set the condition codes without updating any other registers
- CMPx S1, S2 → S2-S1
  - The x can be a b, w or I for byte, word or long
- CMP acts like the SUB without updating the destination
  - ZF set if a == b
  - SF set if (a-b) < 0</p>
  - CF set if carry out from MSB = 1
  - OF set if 2's comp overflow
    - (a>0 && b<0 && (a-b)<0 || (a<0 && b>0 && (a-b)>0)

# Test instruction

- The TEST operation sets the flags CF and OF to zero. The <u>SF</u> is set to the <u>MSB</u> of the result of the <u>AND</u>. If the result of the . AND is 0, the ZF is set to 1, otherwise set to 0.
- TEST acts like the AND without updating the destination... testx s1, s2  $\rightarrow$  s1 & s2
  - ZF set when a&b == 0
  - SF set when a&b < 0
  - OF/CF are set to 0 (not used) Example: same operand repeated to see whether the operand is negative, zero or positive
  - - testl %eax, %eax
  - sets ZF to 1 if %eax == 0
    - sets SF to 1 if %eax < 0 (i.e. negative) and 0 if %eax > 0 (i.e. positive)
  - One of the operands is a mask indicating which bits should be tested testl 0xFF. %eax

#### Accessing the Condition Codes

- 3 common ways to use condition codes:
  - SET
    - Set a single byte to 0 or 1 depending on some combination of the condition codes
  - JMP
  - Conditionally jump to some other part of the program
  - CMOV
    - Conditionally transfer data

#### Set instructions

- Sets a single byte to 0 or 1 based on combinations of condition codes
- Each set instruction has a designated destination:
  - Byte register
    - One of 8 addressable byte registers embedded within first 4 integer registers
    - Does not alter remaining 3 bytes
    - Typically use movzbl to finish the job
  - Single-byte memory location

#### **SET instruction options**

Instruction	Condition	Synonym	Description
sete	D ← ZF	setz	equal / zero
setne	D ← ~ZF	setnz	not equal / not zero
sets	D ← SF		negative
setns	D ← ~SF		nonnegative
setg	D ← ~(SF ^ OF) & ~ZF	setnle	greater (signed >)
setge	D ← ~(SF ^ OF)	setnl	greater or equal (signed >=)
setl	D ← SF ^ OF	setnge	less (signed <)
setle	D ← (SF ^ OF)   ZF	setng	less or equal (signed <=)
seta	D ← ~CF & ~ZF	setnbe	above (unsigned >)
setb	D 🗲 CF	setnae	below (unsigned <)


Multiple possible names for the instructions called synonyms. Compilers and disassemblers make arbitrary choices of which names to use. Note CF only on unsigned options


# Set instruction examples


// is a < b? // a = $\%$ edx, b = $\%$ eax // a-b.ie. $\%$ edx, b = $\%$ eax // flags set by cmpl set! $\%$ al // D $\leftarrow$ SF ^ OF movzb! $\%$ al, $\%$ eax // clear high order 3 bytes // if $\%$ al has a 1 in it, then the answer is no	FLAGS: If $a = b$ then ZF = 1 $\rightarrow a \cdot b = 0$ If $a < b$ then SF = 1 $\rightarrow a \cdot b < 0$ (#2) If $a > b$ then SF = 0 $\rightarrow a \cdot b > 0$ If $a < 0$ , $b > 0$ , $b > 0$ then OF=1 (#1) If $a > 0$ , $b < 0$ , t<0 then OF=1 If unsigned CF (not interested) SF $\wedge OF \rightarrow D$
notice $cmp\underline{L}$ and $set\underline{L}$ are NOT the same thing	0 0 = 0 0 1 = 1 (see #1 below)
// another example movi 12(%ebp), %eax // eax = y cmpl %eax, 8(%ebp) // compare x:y (x-y) setg %al // al = x > y movzbl %al %eax // zero rest of eax	1 0 = 1 (see #2 below) 1 1 = 0 So, a < b when D = 1 #1 a is neg, b is pos, t is pos #2 a-b<0 means a b


instructio	ons	
Condition	Description	The test and cmp
1	unconditional	instructions are combine
ZF	equal	with the <u>conditional and</u>
~ZF	not equal	<u>unconditional jmp</u> instructions to implemen
SF	negative	most relational and logica
~SF	nonnegative	expressions and all contr
~(SF ^ OF) & ~ZF	greater (signed)	structures.
~(SF ^ OF)	greater or equal (signed)	Set allows us to know wh
SF ^ OF	less (signed)	the condition evaluates to
(SF ^ OF)   ZF	less or equal (signed)	something other than jmp
~CF & ~ZF	above (unsigned)	be done.
CF	below (unsigned)	7
	Condition 1 ZF ~ZF ~SF ~SF ~(SF ^ OF) & ~ZF ~(SF ^ OF) SF ^ OF (SF ^ OF)   ZF ~CF & ~ZF	1         unconditional           ZF         equal           ~ZF         not equal           SF         negative           ~SF         nonnegative           ~(SF ^ OF) & ~ZF         greater (signed)           ~(SF ^ OF)         greater or equal (signed)           SF ^ OF         less (signed)           (SF ^ OF)         less or equal (signed)           -CF & ~ZF         above (unsigned)


There are synonyms for jump instructions as well

































<pre>/* Return x/111 if x is multiple &amp;&amp; &lt;= 9991 otherwise */ int div111 (int x) { gase0: return 0; case 111: return 1; case 222: return 0; case 233: return 3; case 444: return 4; case 355: return 5; case 665: return 5; case 665: return 6; case 995: return 7; case 999: return 9; default: return -1; } }</pre>	Not practical to use jump table Would require 1000 entries Obvious translation into if-then-else would have max. of 9 tests
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------





100000 <swap>:</swap>			opcode	ModR/M	SIB	Displace ment	Imme diate
0: 55	push	%ebp	55				
1: 89 e5	mov	%esp,%ebp	89	11 100 101			
3: 53	push	%ebx	53				
4: 8b 55 08	mov	0x8(%ebp),%edx	8b	01 010 101		0000 1000	
7: 8b 45 0c	mov	0xc(%ebp),%eax	8b	01 000 101		0000 1100	
a: 8b 0a	mov	(%edx),%ecx	8b	00 001 010			
c: 8b 18	mov	(%eax),%ebx	8b	00 011 000			
e: 89 1a	mov	%ebx,(%edx)	89	00 011 010			
10: 89 08	mov	%ecx,(%eax)	89	00 001 000			
12: 5b	рор	%ebx	5b				
13: 5d	рор	%ebp	5d				
14: c3	ret		c3				


#### **Instruction Format**

- All IA-32 instruction encodings are subsets of the general instruction format shown below, in the given order
  - Instructions consist of:

    - tructions consist of: optional instruction prefixes (in any order) 1-3 opcode bytes determines the action of the statement an addressing-form specifier (if required) consisting of: the ModR/M byte addressing modes register/memory sometimes the SIB (Scale-Indee-Base) byte a displacement (if required) an immediate data field (if required).







#### Outline Array allocation and access Introduction of IA32 type array[length] Contiguously *allocated* region of length \* sizeof(T) bytes IA32 operations Starting location of array is a pointer (x) . Data movement operations $\underline{Access}$ array elements using integer index i ranging between 0 and length-1 (i.e. the subscript) Stack operations and function calls Arithmetic and logic operations Array element i will be stored at address X+Sizeof(T)\*i Compare and jump operations char string[12]; Total size: 12, 20, & 32 Instruction encoding format Element i: x + 12 Array and structures allocation and access x + 1\*i int val[5]; x + 4\*i 1 x+4 1 x+8 I I I x+12 x+16 x+20 x + 8\*i double a[4]; Address of array in %edx and i stored in %ecx 1 x+32 x+16 x+8 x+24 → movl (%edx,%ecx,4)

## Array allocation and access (cont)

- Explains why scaled factors are 1, 2, 4, and 8 The primitive data types
- Problem 3.35 (pg 233)
- IA32
  - A pointer of any kind is 4 bytes long
  - GCC allocates 12 bytes for the data type long double
    - 4 bytes for float and pointers, 8 bytes for double, 12 bytes for long double

Given	Array	Element size	Total Size	Start address	Element i
short S[7]	s	2	14	x_s	x_s + 2i
short *T[3]	Т	4	12	x_t	x_t + 4i
long double V[8]	v	12	96	x_v	x_v + 12i
long double *W[4]	w	4	16	x_w	x_w + 4i

# **Pointer arithmetic**

- Reminders... C allows arithmetic on pointers, where the computed value is scaled according to the size of the data type referenced by the pointer

  - So, if p is a pointer to data type T And, the value of p is  $x_p$ Then, then p+i has value  $x_p + L^{*i}$ Where, L is the size of data type T Thus A[i] == \*(A+i)


  - Example
  - %edx → starting address of array E
  - %ecx → integer index i

Expression	Туре	Value	Assembly code result in %eax	Comment
E	int *	x_e	movl %edx, %eax	
E[0]	int	M[x_e]	movl (%edx, %ecx,4), %eax	Reference memory
E[i]	int	M[x e + 4i]	movl (%edx, %ecx,4), %eax	Reference memory
&E[2]	int *	x_e+8	leal 8(%edx), %eax	Generate address
E+i-1	int*	x_e + 4i - 4	leal -4(%edx,%ecx,4), %eax	Generate address
*(E+i-3)	int *	M[x_e + 4i -12]	movl -12(%edx, %ecx,4), %eax	Reference memory
&E[i]-E	int	i	movl %ecx, %eax	

#### Structures

- Reminder... the C struct declaration creates a data type that groups objects of possibly different types into a single object
- Implementation similar to arrays
  - All components are stored in a contiguous region of memory A pointer to a structure is the address of its first byte
- The compiler maintains information about each structure
  - type indicating the byte offset of each field

Generates references to structure elements using these offsets as displacements in memory referencing instructions



# 13

