Chapter 6 The Memory Hierarchy

### Agenda

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy

### Random-Access Memory (RAM)

### Key features

- RAM is traditionally packaged as a chip.
- Basic storage unit is normally a cell (one bit per cell).
- Multiple RAM chips form a memory.

### RAM comes in two varieties:

- SRAM (Static RAM)
- DRAM (Dynamic RAM)

### SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

### **Nonvolatile Memories**

### DRAM and SRAM are volatile memories


- Lose information if powered off.
- Nonvolatile memories retain value even if powered off
  - Read-only memory (ROM): programmed during production
  - Programmable ROM (PROM): can be programmed once
  - Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
  - Electrically eraseable PROM (EEPROM): electronic erase capability
  - Flash memory: EEPROMs. with partial (block-level) erase capability
     Wears out after about 100,000 erasings


### Uses for Nonvolatile Memories


- Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
- Solid state disks (replace rotating disks in thumb drives, smart
- phones, mp3 players, tablets, laptops,...)
- Disk caches


### Traditional Bus Structure Connecting CPU and Memory


- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.


























# Disk Geometry (Muliple-Platter View) I a ligned tracks form a cylinder Office 1 Office





- Capacity: maximum number of bits that can be stored.
   Vendors express capacity in units of gigabytes (GB), where 1 GB = 10<sup>9</sup> Bytes.
- Capacity is determined by these technology factors:
   Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
  - Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
  - Areal density (bits/in2): product of recording and track density.






































### **Disk Access Time**

- Average time to access some target sector approximated by :
  - Taccess = Tavg seek + Tavg rotation + Tavg transfer
- Seek time (Tavg seek)
  - Time to position heads over cylinder containing target sector.
  - Typical Tavg seek is 3—9 ms
- Rotational latency (Tavg rotation)
  - Time waiting for first bit of target sector to pass under r/w head.
  - Tavg rotation = 1/2 x 1/RPMs x 60 sec/1 min
  - Typical Tavg rotation = 7200 RPMs
- Transfer time (Tavg transfer)
  - Time to read the bits in the target sector.
  - Tavg transfer = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.

### **Disk Access Time Example**

### Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.

### Derived:


- Tavg rotation = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
- Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
- Taccess = 9 ms + 4 ms + 0.02 ms


### Important points:


- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
  - Disk is about 40,000 times slower than SRAM,
- 2,500 times slower then DRAM.


### **Logical Disk Blocks**


- Modern disks present a simpler abstract view of the complex sector geometry:
  - The set of available sectors is modeled as a sequence of b-sized logical blocks (0, 1, 2, ...)
- Mapping between logical blocks and actual (physical) sectors
  - Maintained by hardware/firmware device called disk controller.
  - Converts requests for logical blocks into (surface,track,sector) triples.
- Allows controller to set aside spare cylinders for each zone.
  - Accounts for the difference in "formatted capacity" and "maximum capacity".











SSD Performance Characteristics							
Sequential read tput Random read tput Avg seq read time	550 MB/s 365 MB/s 50 us	Sequential write tput Random write tput Avg seq write time	470 MB/s 303 MB/s 60 us				
<ul> <li>Sequential acce</li> <li>Common theme</li> </ul>							
Random writes	are somewha	at slower					
<ul> <li>Erasing a block</li> <li>Modifying a blo new block</li> </ul>	0	e (~1 ms) s all other pages to be copied	i to				
<ul> <li>In earlier SSDs,</li> </ul>	the read/write g	gap was much larger.					
ource: Intel SSD 730 produce ant and O'Hallaron, Computer Systems: A Program	•	n	3				

### SSD Tradeoffs vs Rotating Disks

### Advantages


No moving parts → faster, less power, more rugged


### Disadvantages


- Have the potential to wear out
  - Mitigated by "wear leveling logic" in flash translation layer
  - E.g. Intel SSD 730 guarantees 128 petabyte (128 x 10<sup>15</sup> bytes) of
  - writes before they wear out
- In 2015, about 30 times more expensive per byte


### Applications


- MP3 players, smart phones, laptops
- Beginning to appear in desktops and servers















### **Memory Hierarchies**

- Some fundamental and enduring properties of hardware and software:
  - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
  - The gap between CPU and main memory speed is widening.
  - Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.

## Agenda Storage technologies and trends Locality of reference Caching in the memory hierarchy





### Caches Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device. Fundamental idea of a memory hierarchy:


 For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.

### Why do memory hierarchies work?

- Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
- Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.










Examples of Caching in the Mem. Hierarchy							
Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By			
Registers	4-8 bytes words	CPU core	0	Compiler			
TLB	Address translations	On-Chip TLB	0	Hardware MMU			
L1 cache	64-byte blocks	On-Chip L1	4	Hardware			
L2 cache	64-byte blocks	On-Chip L2	10	Hardware			
Virtual Memory	4-KB pages	Main memory	100	Hardware + O			
Buffer cache	Parts of files	Main memory	100	OS			
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware			
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client			
Browser cache	Web pages	Local disk	10,000,000	Web browser			
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server			

### Summary

- The speed gap between CPU, memory and mass storage continues to widen.
- Well-written programs exhibit a property called *locality*.
- Memory hierarchies based on *caching* close the gap by exploiting locality.










### Reading DRAM Supercell (2,1)

Step 2(a): Column access strobe (CAS) selects column 1. Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU.







•	_							
Storage Trends								
SRAM Metric	1985	1990	1995	2000	2005	2010	2015	2015:1985
\$/MB access (ns)	2,900 150	320 35	256 15	100 3	75 2	60 1.5	320 200	116 115
DRAM								
Metric	1985	1990	1995	2000	2005	2010	2015	2015:1985
\$/MB	880	100	30	1	0.1	0.06	0.02	44.000
access (ns)	200	100	70	60	50	40	20	10
typical size (MB)	0.256	4	16	64	2,000	8,000	16.000	62,500
Disk								
Metric	1985	1990	1995	2000	2005	2010	2015	2015:1985
\$/GB	100,000	8,000	300	10	5	0.3	0.03	3,333,333
access (ms)	75	28	10	8	5	3	3	25
typical size (GB)	0.01	0.16	1	20	160	1,500	3,000	300,000

Crt		ock R	ates		Inflection point in computer history when designers hit the "Power Wall"			
	1985	1990	1995	2003	2005	2010	2015	2015:1985
CPU	80286	80386	Pentium	P-4	Core 2	Core i7	n) Core i7	(h)
Clock rate (MHz)	) 6	20	150	3,300	2,000	2,500	3,000	500
Cycle time (ns)	166	50	6	0.30	0.50	0.4	0.33	500
Cores	1	1	1	1	2	4	4	4
Effective cycle time (ns)	166	50	6	0.30	0.25	0.10	0.08	2,075